• Per Page:
  • Sort By:

Search results for ' ' (0.007 seconds ) Total Hits : 231

141

Studies on high performance CMOS circuits in DSM Technology using Domino logic

Researcher:Govindarajulu, Salendra
Guide:Prasad, T. Jayachandra
University:Jawaharlal Nehru Technological University, Hyderabad
Language:English
Shodhganga
142

Enhancement of bandwidth and isolation parameters of Micro strip and Dielectric resonator antennas for MIMO systems

Researcher:Babu, Kamili Jagadeesh
Guide:Krishna, K Sri Rama
Reddy, L Pratap
University:Jawaharlal Nehru Technological University, Hyderabad
Language:English
Shodhganga
143

Fractional order filtering approach towards ECG nonstationary biomedical signal processing

Researcher:Kaur, Amandeep
Guide:Kumar, Sanjay
Agarwal, Alpana
Agrawal, Ravinder
University:Thapar University, Patiala
Language:English
144

Performance analysis of multi carrier CDMA modulation system peak to average power ratio reduction techniques

Researcher:Sarala Beeram
Guide:Venketeswarlu D. S.
Bhandari B. N.
University:Jawaharlal Nehru Technological University, Hyderabad
Language:English
Shodhganga
145

Investigations on microstrip antennas with dielectric superstrates

Researcher:Saidulu V.
Guide:Srinivasa Rao K.
Somasekhar Rao P V D
University:Jawaharlal Nehru Technological University, Hyderabad
Language:English
Shodhganga
146

Embedded data acquisition hardware for high speed satellite data archival and processing

Researcher:Prasad G.
Guide:Vasantha N.
University:Jawaharlal Nehru Technological University, Hyderabad
Language:English
Shodhganga
147

Design and Analysis of Defect Detection in Composite Materials Using Machine Learning Based Thermal Wave Imaging

Researcher:MUZAMMIL PARVEZ, M
Guide:Shanmugam, J
University:Bharath University, Chennai
Language:English
Shodhganga
148

LEVEL FLOW AND TEMPERATURE PREDICTIONS USING RAGSyS MACHINE LEARNING FRAMEWORK

Researcher:Kalaiselvi, B
Guide:Karthik, B
University:Bharath University, Chennai
Language:English
Shodhganga
149

EVOLUTIONARY ALGORITHMICAL APPROACH FOR VLSI PHYSICAL DESIGN

Researcher:VARATHARAJAN R
Guide:S. PERUMAL SANKAR
University:Bharath University, Chennai
Language:English
Shodhganga
150

Design and Analysis of Numerically Controlled Oscillator for Neuro feedback Interface Machine

Researcher:KANNIGA E
Guide:M.SUNDARARAJAN
University:Bharath University, Chennai
Language:English
Shodhganga
151

A Multiresolution Analysis for Graphical Color Image and Compression Using Hybrid Transform

Researcher:Gowri Sankaran, B
Guide:Karthik, B
University:Bharath University, Chennai
Language:English
Shodhganga
152

Novel Selfish Node Detection Technique in Manets

Researcher:KARTHIKAYEN, A
Guide:SELVAKUMAR RAJA, S
University:Bharath University, Chennai
Language:English
Shodhganga
153

Design and Analysis of Hybrid Vibrational Energy Harvesting System for Sensor Networks

Researcher:BYCIL, V J
Guide:JOHN WISELIN, M C
University:Bharath University, Chennai
Language:English
Shodhganga
154

An Efficient High Speed Hierarchical Topology for Network on Chip Design of Mega Cmp Core Architecture Fractal Cone Topology

Researcher:KULKARNI RASHMI MANIK
Guide:ARULSELVI, S
University:Bharath University, Chennai
Language:English
Shodhganga
155

Improving Safety on Highways by Customizing Vehicular Adhoc Networks

Researcher:VENKATESAN, M
Guide:SELVAKUMAR RAJA, S
University:Bharath University, Chennai
Language:English
Shodhganga
156

Low Power Coding And Error Control Schemes For Efficient Realization Of Network On Chip

Researcher:JASMIN, M
Guide:VIGNESWARAN, T
University:Bharath University, Chennai
Language:English
Shodhganga
157

Design and Analysis of 4 Bit Sram Ternary Logic using CNTFET

Researcher:TAMIL SELVAN, S
Guide:SUNDARARAJAN, M
University:Bharath University, Chennai
Language:English
Shodhganga
158

Performance Improvement of Certain Multiprocessor System on Chip for Low Power Applications

Researcher:KARTHICK, R
Guide:SUNDARARAJAN, M
University:Bharath University, Chennai
Language:English
Shodhganga
159

Intelligent Reconfigurable Audio Processor Design with Reconfigurable on Chip Communication Wrapper Module

Researcher:BEULAH HEMALATHA, S
Guide:VIGNESWARAN, T
University:Bharath University, Chennai
Language:English
Shodhganga
160

FPGA Based Visible Watermarking

Researcher:RAJI PANDURANGAN
Guide:LOGASHANMUGAM, E
University:Bharath University, Chennai
Language:English
Shodhganga