| Type of Material: | Thesis |
| Title: | Low Power Coding And Error Control Schemes For Efficient Realization Of Network On Chip |
| Researcher: | JASMIN, M |
| Guide: | VIGNESWARAN, T |
| Department: | Department of Electronics and Communication Engineering |
| Publisher: | Bharath University, Chennai |
| Place: | Chennai |
| Year: | 2019 |
| Language: | English |
| Subject: | Engineering | Engineering and Technology | Engineering Electrical and Electronic | Electrical Engineering | Engineering and Technology |
| Dissertation/Thesis Note: | PhD; Department of Electronics and Communication Engineering, Bharath University, Chennai, Chennai; 2019; D13EC008 |
| Fulltext: | Shodhganga |
| 000 | 00000ntm a2200000ua 4500 | |
| 001 | 454699 | |
| 003 | IN-AhILN | |
| 005 | 2024-09-18 14:48:17 | |
| 008 | __ | 240918t2019||||ii#||||g|m||||||||||eng|| |
| 035 | __ | |a(IN-AhILN)th_454699 |
| 040 | __ | |aBHAU_600073|dIN-AhILN |
| 041 | __ | |aeng |
| 100 | __ | |aJASMIN, M|eResearcher |
| 110 | __ | |aDepartment of Electronics and Communication Engineering|bBharath University, Chennai|dChennai|ein |
| 245 | __ | |aLow Power Coding And Error Control Schemes For Efficient Realization Of Network On Chip |
| 260 | __ | |aChennai|bBharath University, Chennai|c2019 |
| 300 | __ | |dDVD |
| 502 | __ | |bPhD|cDepartment of Electronics and Communication Engineering, Bharath University, Chennai, Chennai|d2019|oD13EC008 |
| 520 | __ | |aDue to rapid advancements in VLSI era, as per Moore s law single chip is incorporated with numerous cores. This results in an environment where System-on-Chip has to handle traffic between different data elements like audio, video, numeric text etc. Irrespective of the applications faster rate of communication was expected in these multi core architectures. When parallel communication was employed in the network buses were not effective to fulfill the requirement of important network parameters such as consumption of power, bandwidth and latency. To achieve this Network-on Chip emerged as an actual substitution for traditional bus based network. Network-on-Chip possesses many attractive features such as architecture scalability, efficient multiplexing techniques, and modularity in their designs. Designs based on NOC effectively render fast, efficient and secured communication between the various elements present in the system. In a typical NOC shared wires were used for communicating data units which in tur |
| 650 | __ | |aElectrical Engineering|2UGC |
| 650 | __ | |aEngineering and Technology|2AIU |
| 653 | __ | |aEngineering |
| 653 | __ | |aEngineering and Technology |
| 653 | __ | |aEngineering Electrical and Electronic |
| 700 | __ | |aVIGNESWARAN, T|eGuide |
| 856 | __ | |uhttp://shodhganga.inflibnet.ac.in/handle/10603/310971|yShodhganga |
| 905 | __ | |afromsg |
User Feedback Comes Under This section.