•  Feedback
  • FAQs
logo logo
  • Home
  • About
    • Introduction
    • Objectives
    • Features & Functionalities
  •  Books
  • Theses
  •  Serials
  •  OCS
  •  Contribute Your Data
  •  Statistics
  • Download
    • IndCat Manual
    • OCS Manual_SOUL
    • OCS Manual_Koha
  • Contact us
  •    
  • University
    • Jawaharlal Nehru Technological University, Hyderabad [2]
  • Fulltext
    • Shodhganga [2]
  • Subject
    • Digital [2]
    • Electronics and Communication Engineering [2]
    • Engineering and Technology [2]
    • Analog [1]
    • Circuits [1]
    • Design [1]
    • Dynamic [1]
    • Pipelined [1]
    • Studies [1]
    • Threshold [1]
    • Vtmos [1]
    • View Less... View More...
  • Language
    • English [2]
  • Year
    • 2013 [1]
    • 2012 [1]
  • Researcher
    • Ragini, Kanchinireddy [1]
    • Rao, P Prasada [1]
  • Guide
    • Jinaga, B. C. [1]
    • Kishore, K Lal [1]
    • Satyam, M. [1]
  • Place
    • Hyderabad [2]
  • Per Page:
  • Sort By:
  • |<
  • 1
  • >|

Search results for ' ' (0.002 seconds ) Total Hits : 2

1

Studies on Design and Implementation of 10-Bit, 50 Ms/Sec Pipelined Analog to Digital Converter

Shodhganga
2

Vtmos-a new logic family for low power digital circuits

Language:English
Shodhganga

© 2026 INFLIBNET Centre, Gandhinagar, Gujarat, INDIA.

Total visitors since 26-December-2019:10275667

feedback to Webmaster | Disclaimer | Contact us