On a design approach for reducing aliasing errors and achieving higher testability goals in LFSR based testing of combinational circuits