A low power delay product hybrid CMOS full adder design for chain and tree structures and its characterization
