•  Feedback
  • FAQs
logo logo
  • Home
  • About
    • Introduction
    • Objectives
    • Features & Functionalities
  •  Books
  • Theses
  •  Serials
  •  OCS
  •  Contribute Your Data
  •  Statistics
  • Download
    • IndCat Manual
    • OCS Manual_SOUL
    • OCS Manual_Koha
  • Contact us
  •    
  • University
    • Alagappa University, Karaikudi [1]
    • Jawaharlal Nehru Technological University, Anantapur [1]
    • Madurai Kamraj University, Madurai [1]
    • SRM University, Chennai [1]
  • Fulltext
    • Shodhganga [4]
  • Subject
    • Electronics and Communication Engineering [1]
    • Electronics and communication [1]
    • Pspice [1]
    • Verilog hdl [1]
    • Vlsi [1]
    • View Less... View More...
  • Language
    • English [4]
  • Year
    • 2014 [1]
    • 2008 [1]
  • Researcher
    • Vigneswaran T [1]
    • Vigneswaran, B [1]
    • Vigneswaran, E [1]
    • Vigneswaran, S [1]
  • Guide
    • Anbazhagan, N [1]
    • Hariharan, SV [1]
    • Malarvizhi, S [1]
    • Padmanabha Reddy, Y and Devanna [1]
  • Place
    • Anantapuram [1]
    • Karaikudi [1]
    • Kattankulathur [1]
    • Madurai [1]
  • Per Page:
  • Sort By:
  • |<
  • 1
  • >|

Search results for ' ' (0.002 seconds ) Total Hits : 4

1

VLSI design of low power digital FIR filter using PSPICE and VLSI design of high speed digital FIR filter using VERILOG HDL

Shodhganga
2

Income inequalities among the South Asian countries

Language:English
Shodhganga
3

Estimation of patient medication adherence by urine analysis and evaluation of pharmaceutical care services in hiv aids

Shodhganga
4

A continuous review stochastic inventory system

Language:English
Shodhganga

© 2026 INFLIBNET Centre, Gandhinagar, Gujarat, INDIA.

Total visitors since 26-December-2019:10268920

feedback to Webmaster | Disclaimer | Contact us