Certain investigations on heuristic optimization techniques for area minimization in fixed outline non slicing voltage island based VLSI floorplanning
