VLSI design and analysis of low power strategies for DWT from architecture level to micro subsystem level