Title : VLSI design and analysis of low power strategies for DWT from architecture level to micro subsystem level

Type of Material: Thesis
Title: VLSI design and analysis of low power strategies for DWT from architecture level to micro subsystem level
Researcher: Shanthala, S
Guide: Kulkarni, S Y
Department: NMAMIT
Publisher: Visvesvaraya Technological University
Place: Belgaum
Year: 2011
Language: Arabic
Subject: Electrical engineering
Electronics engineering
VLSI design
Dissertation/Thesis Note: PhD

00000000ntm a2200000ua 4500
001249455
003IN-AhILN
0052019-05-28 05:05:41
008__120904t2011||||ii#||||g|m||||||||||ara||
035__|a(IN-AhILN)th_249455
040__|aVITU_590018|dIN-AhILN
041__|aara
100__|aShanthala, S|eResearcher
110__|aNMAMIT|bVisvesvaraya Technological University|dNitte
245__|aVLSI design and analysis of low power strategies for DWT from architecture level to micro subsystem level
260__|aBelgaum|bVisvesvaraya Technological University|c2011
502__|bPhD
653__|aElectrical engineering
653__|aElectronics engineering
653__|aVLSI design
700__|aKulkarni, S Y|eGuide
905__|anotification

User Feedback Comes Under This section.