Type of Material: | Thesis |
Title: | VLSI design and analysis of low power strategies for DWT from architecture level to micro subsystem level |
Researcher: | Shanthala, S |
Guide: | Kulkarni, S Y |
Department: | NMAMIT |
Publisher: | Visvesvaraya Technological University |
Place: | Belgaum |
Year: | 2011 |
Language: | Arabic |
Subject: | Electrical engineering | Electronics engineering | VLSI design |
Dissertation/Thesis Note: | PhD |
000 | 00000ntm a2200000ua 4500 | |
001 | 249455 | |
003 | IN-AhILN | |
005 | 2019-05-28 05:05:41 | |
008 | __ | 120904t2011||||ii#||||g|m||||||||||ara|| |
035 | __ | |a(IN-AhILN)th_249455 |
040 | __ | |aVITU_590018|dIN-AhILN |
041 | __ | |aara |
100 | __ | |aShanthala, S|eResearcher |
110 | __ | |aNMAMIT|bVisvesvaraya Technological University|dNitte |
245 | __ | |aVLSI design and analysis of low power strategies for DWT from architecture level to micro subsystem level |
260 | __ | |aBelgaum|bVisvesvaraya Technological University|c2011 |
502 | __ | |bPhD |
653 | __ | |aElectrical engineering |
653 | __ | |aElectronics engineering |
653 | __ | |aVLSI design |
700 | __ | |aKulkarni, S Y|eGuide |
905 | __ | |anotification |
User Feedback Comes Under This section.