Development of new algorithms for test generation and simulation of stuck at faults in logic circuits