Type of Material: | Thesis |
Title: | FPGA implementation and performance evaluation of NEGA binary adders and control relays |
Researcher: | Balasubramanian, S K |
Guide: | Mohan, Anand | Paul, B B |
Department: | Department of Electronics Engineering |
Publisher: | Banaras Hindu University |
Place: | Varanasi |
Year: | 2004 |
Language: | English |
Subject: | Engineering Science | Electronics Engineering |
Accession No: | Vol 42 Issue 44 |
Dissertation/Thesis Note: | PhD |
000 | 00000ntm a2200000ua 4500 | |
001 | 95260 | |
003 | IN-AhILN | |
005 | 2011-01-13 00:00:00 | |
008 | __ | 041231t2004||||ii#||||g|m||||||||||eng|| |
035 | __ | |a(IN-AhILN)th_95260 |
040 | __ | |aBHUL_221005|dIN-AhILN |
041 | __ | |aeng |
100 | __ | |aBalasubramanian, S K|eResearcher |
110 | __ | |aDepartment of Electronics Engineering|bBanaras Hindu University|dVaranasi|eIn |
245 | __ | |aFPGA implementation and performance evaluation of NEGA binary adders and control relays |
260 | __ | |aVaranasi|bBanaras Hindu University|c2004 |
502 | __ | |bPhD |
653 | __ | |aEngineering Science |
653 | __ | |aElectronics Engineering |
700 | __ | |aMohan, Anand|eGuide |
700 | __ | |aPaul, B B|eGuide |
852 | __ | |pVol 42 Issue 44 |
905 | __ | |anotification |
User Feedback Comes Under This section.