Title : Algorithms Architecture and Fpga Implementation of Video Encoder with Enhanced Features

Type of Material: Thesis
Title: Algorithms Architecture and Fpga Implementation of Video Encoder with Enhanced Features
Researcher: Ramachandran, S
Department: Department of Computer Science and Engineering
Publisher: Indian Institute of Technology-Madras
Place: Chennai
Year: 2002
Language: English
Subject: Engineering Science
Computer Science and Engineering
Accession No: Web iitm
Dissertation/Thesis Note: PhD

00000000ntm a2200000ua 4500
00154292
003IN-AhILN
0052011-01-13 00:00:00
008__021231t2002||||ii#||||g|m||||||||||eng||
035__|a(IN-AhILN)th_54292
040__|aIITM_600036|dIN-AhILN
041__|aeng
100__|aRamachandran, S|eResearcher
110__|aDepartment of Computer Science and Engineering|bIndian Institute of Technology-Madras|dChennai|eIn
245__|aAlgorithms Architecture and Fpga Implementation of Video Encoder with Enhanced Features
260__|aChennai|bIndian Institute of Technology-Madras|c2002
502__|bPhD
653__|aEngineering Science
653__|aComputer Science and Engineering
852__|pWeb iitm
905__|anotification

User Feedback Comes Under This section.