Type of Material: | Thesis |
Title: | Modeling and analysis of gate-all-around junctionless transsistors and related circuits |
Researcher: | Sharma, Princy |
Guide: | Kumar, Subindu |
Department: | Department o f Electronics Engineering |
Publisher: | Indian School of Mines, Dhanbad |
Place: | Dhanbad |
Year: | 2025 |
Language: | English |
Subject: | Electronics Engineering | Electrical Engineering | Engineering and Technology |
Dissertation/Thesis Note: | PhD; Department o f Electronics Engineering, Indian School of Mines, Dhanbad, Dhanbad; 17DR000325 |
000 | 00000ntm a2200000ua 4500 | |
001 | 457379 | |
003 | IN-AhILN | |
005 | 2025-02-14 15:13:04 | |
008 | __ | 250214t2025||||ii#||||g|m||||||||||eng|| |
035 | __ | |a(IN-AhILN)th_457379 |
040 | __ | |aISMD_826004|dIN-AhILN |
041 | __ | |aeng |
100 | __ | |aSharma, Princy|eResearcher |
110 | __ | |aDepartment o f Electronics Engineering|bIndian School of Mines, Dhanbad|dDhanbad|ein|0U-0205 |
245 | __ | |aModeling and analysis of gate-all-around junctionless transsistors and related circuits |
260 | __ | |aDhanbad|bIndian School of Mines, Dhanbad|c2025 |
502 | __ | |bPhD|cDepartment o f Electronics Engineering, Indian School of Mines, Dhanbad, Dhanbad|o17DR000325 |
518 | __ | |oDate of Notification|d2025-01-20 |
650 | __ | |aElectrical Engineering|2UGC |
650 | __ | |aEngineering and Technology|2AIU |
653 | __ | |aElectronics Engineering |
700 | __ | |aKumar, Subindu |
905 | __ | |anotification |
User Feedback Comes Under This section.