Title : Pipelining strategies for VLSI low power consumption designs

Type of Material: Thesis
Title: Pipelining strategies for VLSI low power consumption designs
Researcher: Eshack, Ansiya
Guide: Krishnakumar, S
Department: School of Technology and Applied Sciences
Publisher: Mahatma Gandhi University, Kottayam
Place: Kottayam
Year: 2020
Language: English
Subject: Engineering
Engineering and Technology
Engineering Electrical and Electronic
Electrical Engineering
Engineering and Technology
Dissertation/Thesis Note: PhD; School of Technology and Applied Sciences, Mahatma Gandhi University, Kottayam, Kottayam; 2020
Fulltext: Shodhganga

00000000ntm a2200000ua 4500
001456462
003IN-AhILN
0052024-10-10 12:24:25
008__241010t2020||||ii#||||g|m||||||||||eng||
035__|a(IN-AhILN)th_456462
040__|dIN-AhILN|aMGND_686560
041__|aeng
100__|eResearcher|aEshack, Ansiya
110__|aSchool of Technology and Applied Sciences|0U-0262|dKottayam|bMahatma Gandhi University, Kottayam|ein
245__|aPipelining strategies for VLSI low power consumption designs
260__|aKottayam|c2020|bMahatma Gandhi University, Kottayam
300__|axxi, 188p.|dNone
500__|aInchapter Bibliography, Appendices p.187-188
502__|bPhD|d2020|cSchool of Technology and Applied Sciences, Mahatma Gandhi University, Kottayam, Kottayam
518__|oDate of Award|d2021
518__|oDate of Registration|d2015
650__|aElectrical Engineering|2UGC
650__|aEngineering and Technology|2AIU
653__|aEngineering
653__|aEngineering and Technology
653__|aEngineering Electrical and Electronic
700__|aKrishnakumar, S|eGuide
856__|uhttp://shodhganga.inflibnet.ac.in/handle/10603/525540|yShodhganga
905__|afromsg

User Feedback Comes Under This section.