Type of Material: | Thesis |
Title: | A Metaheuristics Algorithm For VLSI Floor Planning Problem |
Researcher: | Venkatraman, S |
Guide: | Sundararajan, M |
Department: | Department of Electronics and Communication Engineering |
Publisher: | Bharath University, Chennai |
Place: | Chennai |
Year: | 2021 |
Language: | English |
Subject: | Engineering | Engineering and Technology | Engineering Electrical and Electronic | Electrical Engineering | Engineering and Technology |
Dissertation/Thesis Note: | PhD; Department of Electronics and Communication Engineering, Bharath University, Chennai, Chennai; 2021; D13EC509 |
Fulltext: | Shodhganga |
000 | 00000ntm a2200000ua 4500 | |
001 | 455080 | |
003 | IN-AhILN | |
005 | 2024-09-23 12:11:30 | |
008 | __ | 240923t2021||||ii#||||g|m||||||||||eng|| |
035 | __ | |a(IN-AhILN)th_455080 |
040 | __ | |aBHAU_600073|dIN-AhILN |
041 | __ | |aeng |
100 | __ | |aVenkatraman, S|eResearcher |
110 | __ | |aDepartment of Electronics and Communication Engineering|bBharath University, Chennai|dChennai|ein|0U-0446 |
245 | __ | |aA Metaheuristics Algorithm For VLSI Floor Planning Problem |
260 | __ | |aChennai|bBharath University, Chennai|c2021 |
300 | __ | |dDVD |
502 | __ | |bPhD|cDepartment of Electronics and Communication Engineering, Bharath University, Chennai, Chennai|d2021|oD13EC509 |
650 | __ | |aElectrical Engineering|2UGC |
650 | __ | |aEngineering and Technology|2AIU |
653 | __ | |aEngineering |
653 | __ | |aEngineering and Technology |
653 | __ | |aEngineering Electrical and Electronic |
700 | __ | |aSundararajan, M|eGuide |
856 | __ | |uhttp://shodhganga.inflibnet.ac.in/handle/10603/382601|yShodhganga |
905 | __ | |afromsg |
User Feedback Comes Under This section.