Title : A Novel High Speed Parallel Scheme For Data Sorting Algorith In Median Filter Based On FPGA

Type of Material: Thesis
Title: A Novel High Speed Parallel Scheme For Data Sorting Algorith In Median Filter Based On FPGA
Researcher: BALARANI, R
Guide: Dr.M.SREEDHAR
Department: Department of Electronics and Communication Engineering
Publisher: Bharath University, Chennai
Place: Chennai
Year: 2012
Language: English
Subject: Engineering
Engineering and Technology
Engineering Electrical and Electronic
Electronics and Communication Engineering
Engineering and Technology
Dissertation/Thesis Note: PhD; Department of Electronics and Communication Engineering, Bharath University, Chennai, Chennai; 2012; D08EC005
Fulltext: Shodhganga

00000000ntm a2200000ua 4500
001454804
003IN-AhILN
0052024-09-19 11:09:08
008__240919t2012||||ii#||||g|m||||||||||eng||
035__|a(IN-AhILN)th_454804
040__|aBHAU_600073|dIN-AhILN
041__|aeng
100__|aBALARANI, R|eResearcher
110__|aDepartment of Electronics and Communication Engineering|bBharath University, Chennai|dChennai|ein|0U-0446
245__|aA Novel High Speed Parallel Scheme For Data Sorting Algorith In Median Filter Based On FPGA
260__|aChennai|bBharath University, Chennai|c2012
300__|dDVD
502__|bPhD|cDepartment of Electronics and Communication Engineering, Bharath University, Chennai, Chennai|d2012|oD08EC005
520__|aDigital image processing is an ever elaborating and active area with applications reaching out into our everyday life such as medicine, space exploration, surveillance, authentication, automated industry review and many more areas. Applications such as these require different processes like image enhancement and object detection. Median filtering is a powerful instrument used in image processing. The traditional median filtering algorithm, without any modifications gives good results. There are many variations to the classical algorithm, aimed at reducing computational cost or to achieve additional properties. Median filters are used mainly to remove salt-and pepper noise. The filter logic is implemented on a novel reconfigurable fabric. In this paper look into a Efficient architecture for non-linear modified Adaptive median filter implementation is presented. Then Adaptive Median Filter solves the dual purpose of removing the impulse noise from the image and reducing distortion in the image and the classic
650__|aElectronics and Communication Engineering|2UGC
650__|aEngineering and Technology|2AIU
653__|aEngineering
653__|aEngineering and Technology
653__|aEngineering Electrical and Electronic
700__|aDr.M.SREEDHAR|eGuide
856__|uhttp://shodhganga.inflibnet.ac.in/handle/10603/321461|yShodhganga
905__|afromsg

User Feedback Comes Under This section.