Title : Development and implementation of low power methodologies for video codec using FPGA

Type of Material: Thesis
Title: Development and implementation of low power methodologies for video codec using FPGA
Researcher: C., Karthikeyan
Guide: Rangachar, MJS
Department: Department of Communication Engineering
Publisher: Hindustan Institute of Technology & Science
Place: Chennai
Year: 2018
Language: English
Subject: low power methodologies
video codec
Dissertation/Thesis Note: PhD

00000000ntm a2200000ua 4500
001442717
003IN-AhILN
0052020-12-29 09:39:08
008__201229t2018||||ii#||||g|m||||||||||eng||
035__|a(IN-AhILN)th_442717
040__|aHITS_603103|dIN-AhILN
041__|aeng
100__|aC., Karthikeyan|eResearcher
110__|aDepartment of Communication Engineering|bHindustan Institute of Technology & Science|dChennai
245__|aDevelopment and implementation of low power methodologies for video codec using FPGA
260__|aChennai|bHindustan Institute of Technology & Science|c2018
502__|bPhD
653__|alow power methodologies
653__|avideo codec
700__|aRangachar, MJS|eGuide
905__|anotification

User Feedback Comes Under This section.