Title : Optimized complex multiplier and modified bit parallel multiplier based radix 2 and radix 4 pipelined fft architecture

Type of Material: Thesis
Title: Optimized complex multiplier and modified bit parallel multiplier based radix 2 and radix 4 pipelined fft architecture
Researcher: Rao, Hanumantha K
Guide: Paul, Charlie Kumar C
Publisher: St. Peters University
Place: Chennai
Language: English
Dissertation/Thesis Note: PhD
Fulltext: Shodhganga

00000000ntm a2200000ua 4500
001432465
003IN-AhILN
0052018-08-15 01:22:01
008__180815t####||||ii#||||g|m||||||||||eng||
035__|a(IN-AhILN)th_432465
040__|aSTPU_600054|dIN-AhILN
041__|aeng
100__|aRao, Hanumantha K|eResearcher
245__|aOptimized complex multiplier and modified bit parallel multiplier based radix 2 and radix 4 pipelined fft architecture
260__|aChennai|bSt. Peters University
502__|bPhD
700__|aPaul, Charlie Kumar C|eGuide
856__|uhttp://shodhganga.inflibnet.ac.in/handle/10603/204017|yShodhganga
905__|anotification

User Feedback Comes Under This section.