Title : Efficient Routing by Minimizing End To End Delay in Delay Tolerant Enabled VANETs

Type of Material: Thesis
Title: Efficient Routing by Minimizing End To End Delay in Delay Tolerant Enabled VANETs
Researcher: Singh, Vijander
Guide: Dadhich, Reena
Publisher: Banasthali Vidyapith
Place: Banasthali
Language: English
Dissertation/Thesis Note: PhD
Fulltext: Shodhganga

00000000ntm a2200000ua 4500
001427110
003IN-AhILN
0052018-08-15 12:54:47
008__180815t####||||ii#||||g|m||||||||||eng||
035__|a(IN-AhILN)th_427110
040__|aBANV_304022|dIN-AhILN
041__|aeng
100__|aSingh, Vijander|eResearcher
245__|aEfficient Routing by Minimizing End To End Delay in Delay Tolerant Enabled VANETs
260__|aBanasthali|bBanasthali Vidyapith
502__|bPhD
700__|aDadhich, Reena|eGuide
856__|uhttp://shodhganga.inflibnet.ac.in/handle/10603/197536|yShodhganga
905__|anotification

User Feedback Comes Under This section.