Title : Modeling and Simulation of Dual Metal Surrounding Gate Junction less Transistor for Enhanced Digital Circuit Applications

Type of Material: Thesis
Title: Modeling and Simulation of Dual Metal Surrounding Gate Junction less Transistor for Enhanced Digital Circuit Applications
Researcher: Charles Pravin. J
Guide: Nirmal. D
Publisher: Karunya University
Place: Coimbatore
Language: English
Dissertation/Thesis Note: PhD
Fulltext: Shodhganga

00000000ntm a2200000ua 4500
001400537
003IN-AhILN
0052018-08-14 10:42:19
008__180814t####||||ii#||||g|m||||||||||eng||
035__|a(IN-AhILN)th_400537
040__|aKAUN_641114|dIN-AhILN
041__|aeng
100__|aCharles Pravin. J|eResearcher
245__|aModeling and Simulation of Dual Metal Surrounding Gate Junction less Transistor for Enhanced Digital Circuit Applications
260__|aCoimbatore|bKarunya University
502__|bPhD
700__|aNirmal. D|eGuide
856__|uhttp://shodhganga.inflibnet.ac.in/handle/10603/166232|yShodhganga
905__|anotification

User Feedback Comes Under This section.