| Type of Material: | Thesis |
| Title: | efficient implementation of AES using FPGA for high secure computing |
| Researcher: | Senthil Kumar M |
| Guide: | Rajalakshmi, S |
| Publisher: | Sri Chandrasekharendra Saraswathi Viswa Mahavidyalaya |
| Place: | Kanchipuram |
| Language: | English |
| Dissertation/Thesis Note: | PhD |
| Fulltext: | Shodhganga |
User Feedback Comes Under This section.