Title : Integrated framework for design of adaptive and reliable fault tolerant system on chip using partial dynamic reconfiguration

Type of Material: Thesis
Title: Integrated framework for design of adaptive and reliable fault tolerant system on chip using partial dynamic reconfiguration
Researcher: Jose, Deepa
Guide: Nirmal Kumar, P.
Publisher: Anna University
Place: Chennai
Language: English
Dissertation/Thesis Note: PhD
Fulltext: Shodhganga

00000000ntm a2200000ua 4500
001379158
003IN-AhILN
0052018-08-14 08:43:13
008__180814t####||||ii#||||g|m||||||||||eng||
035__|a(IN-AhILN)th_379158
040__|aANNA_600025|dIN-AhILN
041__|aeng
100__|aJose, Deepa|eResearcher
245__|aIntegrated framework for design of adaptive and reliable fault tolerant system on chip using partial dynamic reconfiguration
260__|aChennai|bAnna University
502__|bPhD
700__|aNirmal Kumar, P.|eGuide
856__|uhttp://shodhganga.inflibnet.ac.in/handle/10603/140285|yShodhganga
905__|anotification

User Feedback Comes Under This section.