Title : Implementation of Efficient built in self test pattern generators using vlsi design methodologies

Type of Material: Thesis
Title: Implementation of Efficient built in self test pattern generators using vlsi design methodologies
Researcher: C. Ravi Shakar Reddy
Guide: Dr. V. Sumalatha
Publisher: Jawaharlal Nehru Technological University, Anantapuram
Place: Anantapuram
Language: English
Dissertation/Thesis Note: PhD
Fulltext: Shodhganga

00000000ntm a2200000ua 4500
001375096
003IN-AhILN
0052018-08-14 08:22:17
008__180814t####||||ii#||||g|m||||||||||eng||
035__|a(IN-AhILN)th_375096
040__|aJNTA_515002|dIN-AhILN
041__|aeng
100__|aC. Ravi Shakar Reddy|eResearcher
245__|aImplementation of Efficient built in self test pattern generators using vlsi design methodologies
260__|aAnantapuram|bJawaharlal Nehru Technological University, Anantapuram
502__|bPhD
700__|aDr. V. Sumalatha|eGuide
856__|uhttp://shodhganga.inflibnet.ac.in/handle/10603/135327|yShodhganga
905__|anotification

User Feedback Comes Under This section.