Title : Certain investigations on the performance and hardware implementation of scheduling algorithms for packet switches in high speed networks

Type of Material: Thesis
Title: Certain investigations on the performance and hardware implementation of scheduling algorithms for packet switches in high speed networks
Researcher: Shanthi, G
Guide: Shanmugam, A
Publisher: Bharathiar University
Place: Coimbatore
Language: English
Dissertation/Thesis Note: PhD
Fulltext: Shodhganga

00000000ntm a2200000ua 4500
001361041
003IN-AhILN
0052018-08-14 07:14:34
008__180814t####||||ii#||||g|m||||||||||eng||
035__|a(IN-AhILN)th_361041
040__|aBRTR_641046|dIN-AhILN
041__|aeng
100__|aShanthi, G|eResearcher
245__|aCertain investigations on the performance and hardware implementation of scheduling algorithms for packet switches in high speed networks
260__|aCoimbatore|bBharathiar University
502__|bPhD
700__|aShanmugam, A|eGuide
856__|uhttp://shodhganga.inflibnet.ac.in/handle/10603/117930|yShodhganga
905__|anotification

User Feedback Comes Under This section.