Title : Design of Architecture and FPGA Implementation of Video Encoder with Rate Control

Type of Material: Thesis
Title: Design of Architecture and FPGA Implementation of Video Encoder with Rate Control
Researcher: VENUGOPAL N
Guide: Dr S. Ramachandran
Publisher: Dr. M.G.R. Educational and Research Institute
Place: Chennai
Language: English
Dissertation/Thesis Note: PhD
Fulltext: Shodhganga

00000000ntm a2200000ua 4500
001357814
003IN-AhILN
0052018-08-14 07:01:29
008__180814t####||||ii#||||g|m||||||||||eng||
035__|a(IN-AhILN)th_357814
040__|aDMGR_600095|dIN-AhILN
041__|aeng
100__|aVENUGOPAL N|eResearcher
245__|aDesign of Architecture and FPGA Implementation of Video Encoder with Rate Control
260__|aChennai|bDr. M.G.R. Educational and Research Institute
502__|bPhD
700__|aDr S. Ramachandran|eGuide
856__|uhttp://shodhganga.inflibnet.ac.in/handle/10603/114154|yShodhganga
905__|anotification

User Feedback Comes Under This section.