Type of Material: | Thesis |
Title: | Study and development of an adaptive genetic algorithm for VLSI chip architectures for dynamic power optimization |
Researcher: | Laxman Raju, Bachu |
Guide: | Paradesi Rao, D V |
Department: | Department of Electronics Engineering |
Publisher: | Jawaharlal Nehru Technological University |
Place: | Hyderabad |
Year: | 2009 |
Language: | English |
Subject: | Electronics Engineering |
Dissertation/Thesis Note: | PhD |
000 | 00000ntm a2200000ua 4500 | |
001 | 239944 | |
003 | IN-AhILN | |
005 | 2011-10-20 12:10:55 | |
008 | __ | 111020t2009||||ii#||||g|m||||||||||eng|| |
035 | __ | |a(IN-AhILN)th_239944 |
040 | __ | |aJNTU_500028|dIN-AhILN |
041 | __ | |aeng |
100 | __ | |aLaxman Raju, Bachu|eResearcher |
110 | __ | |aDepartment of Electronics Engineering|bJawaharlal Nehru Technological University, Hyderabad|dHyderabad |
245 | __ | |aStudy and development of an adaptive genetic algorithm for VLSI chip architectures for dynamic power optimization |
260 | __ | |aHyderabad|bJawaharlal Nehru Technological University|c2009 |
502 | __ | |bPhD |
653 | __ | |aElectronics Engineering |
700 | __ | |aParadesi Rao, D V|eGuide |
905 | __ | |anotification |
User Feedback Comes Under This section.