Title : Study and development of an adaptive genetic algorithm for VLSI chip architectures for dynamic power optimization

Type of Material: Thesis
Title: Study and development of an adaptive genetic algorithm for VLSI chip architectures for dynamic power optimization
Researcher: Laxman Raju, Bachu
Guide: Paradesi Rao, D V
Department: Department of Electronics Engineering
Publisher: Jawaharlal Nehru Technological University
Place: Hyderabad
Year: 2009
Language: English
Subject: Electronics Engineering
Dissertation/Thesis Note: PhD

00000000ntm a2200000ua 4500
001239944
003IN-AhILN
0052011-10-20 12:10:55
008__111020t2009||||ii#||||g|m||||||||||eng||
035__|a(IN-AhILN)th_239944
040__|aJNTU_500028|dIN-AhILN
041__|aeng
100__|aLaxman Raju, Bachu|eResearcher
110__|aDepartment of Electronics Engineering|bJawaharlal Nehru Technological University, Hyderabad|dHyderabad
245__|aStudy and development of an adaptive genetic algorithm for VLSI chip architectures for dynamic power optimization
260__|aHyderabad|bJawaharlal Nehru Technological University|c2009
502__|bPhD
653__|aElectronics Engineering
700__|aParadesi Rao, D V|eGuide
905__|anotification

User Feedback Comes Under This section.