Design and development of reconfigurable parameterization approach based VLSI architecture for FFT and DWT algorithms
