Investigation on Design Techniques for 10 Bit Low Power Pipe lined ADC
Analysis and Optimization of Motion Estimation Algorithms with High Performance VLSI Architecture for a Single Frame
