Impact of sielectric pocket on dofferent gate geometry mosfet architecture for improved and digital performance modeling and simulation
