Studies in layout driven routing thermal problems and delay fault classification for VLSI physical design