Configurational computatson_ design of parallel algorithms on processor arrays with dynamically reconfigurable bus systems