An investigation on performance analysis of VLSI non slicing floorplanning using heuristic optimization methods
