Development of an algorithm using evolutionary approach for digital circuit layout based on graph partitioning technique
