Studies on jitter response and design dependent dynamics of some Pll based clock or data recovery circuits