Studies on jitter response and design-dependent dynamics of some PLL-based clock/data recovery circuits