Investigations of certain methodologies for minizing the power dissipation during testing of VLSI circuits