On the inadmissible class of faulty functions in logic networks and design for testability in LSI/VLSI