A multi processor dynamic and partial reconfigurable coarse grained system on chip architecture for real time embedded computing applications
Integrated framework for design of adaptive and reliable fault tolerant system on chip using partial dynamic reconfiguration
