Integrated framework for design of adaptive and reliable fault tolerant system on chip using partial dynamic reconfiguration
